

What is claimed is:

- 1 1. A surge protection device comprising:
 - 2 a gate electrode embedded in an insulator;
 - 3 a source electrode and a drain electrode on said insulator, the source
 - 4 and drain electrodes respectively forming first and second capacitances with
 - 5 the gate electrode; and
 - 6 a semiconductor island on said insulator, the island forming a channel
 - 7 region between said source and drain electrodes and a third capacitance with
 - 8 said gate electrode, the third capacitance being smaller than either of said first
 - 9 and second capacitances,
- 10 said source and drain electrodes being adapted for connection to
- 11 external circuitry for establishing a low-impedance path when said external
- 12 circuitry is subjected to a surge potential.
- 1 2. The surge protection device of claim 1, wherein said first and
- 2 second capacitances are of equal value.
- 1 3. A surge protection circuit comprising:
 - 2 a plurality of surge protection devices,
 - 3 each of said protection devices comprising:
 - 4 a gate electrode embedded in an insulator;
 - 5 a source electrode and a drain electrode on said insulator, the
 - 6 source and drain electrodes respectively forming first and second
 - 7 capacitances with the gate electrode; and
 - 8 a semiconductor island on said insulator, the island forming a
 - 9 channel region between said source and drain electrodes and a third

10 capacitance with said gate electrode, the third capacitance being smaller than
11 either of said first and second capacitances,

12 the source and drain electrodes of each of said surge protection
13 devices being respectively connected to the drain and source electrodes of
14 adjacent ones of said plurality of surge protection devices and further
15 connected to pad electrodes of external circuitry for establishing connections
16 with said adjacent surge protection devices when one of said pad electrodes
17 is subjected to a surge potential.

1 4. The surge protection circuit of claim 3, wherein said first and
2 second capacitances of each of said surge protection devices are of equal
3 value.

1 5. The surge protection circuit of claim 3, further comprising:
2 a second plurality of surge protection devices identical in structure to
3 said plurality of surge protection devices,
4 the source-drain paths of the second plurality of surge protection
5 devices being respectively connected to said pad electrodes via respective
6 lines for establishing a low-impedance path to ground.

1 6. The surge protection circuit of claim 3, further comprising:
2 a second surge protection device identical in structure to said plurality
3 of surge protection devices and connected between a first one of said
4 plurality of surge protection devices and ground; and
5 a third surge protection device identical in structure to said plurality of
6 surge protection devices and connected between a second one of said
7 plurality of surge protection devices and ground.

1 7. The surge protection circuit of claim 6, further comprising a
2 second plurality of surge protection devices identical in structure to said
3 plurality of surge protection devices, the source-drain paths of the second
4 plurality of surge protection devices being respectively connected to said pad
5 electrodes via respective lines for establishing a low-impedance path to
6 ground.

1 8. A surge protection circuit comprising:
2 a plurality of surge protection devices,
3 each of said protection devices comprising:
4 a gate electrode embedded in an insulator;
5 a source electrode and a drain electrode on said insulator, the
6 source and drain electrodes respectively forming first and second
7 capacitances with the gate electrode; and
8 a semiconductor island on said insulator, the island forming a
9 channel region between said source and drain electrodes and a third
10 capacitance with said gate electrode, the third capacitance being smaller than
11 either of said first and second capacitances,
12 the source and drain electrodes of each of said surge protection
13 devices being connected in series to external circuitry for establishing a low-
14 impedance path to ground when the external circuitry is subjected to a surge
15 potential.

1 9. The surge protection circuit of claim 8, wherein said first and
2 second capacitances of each of said surge protection devices are of equal
3 value.

1 10. A surge protection circuit for a semiconductor display panel
2 which includes:
3 a first plurality of pad electrodes;
4 a plurality of vertical signal lines connected respectively to said first
5 plurality of pad electrodes;
6 a second plurality of pad electrodes; and
7 a plurality of horizontal signal lines intersecting said vertical signal
8 lines, the horizontal signal lines being connected respectively to said second
9 plurality of pad electrodes,
10 the surge protection circuit comprising a plurality of floating-gate field
11 effect transistors, each including a floating gate electrode, a source electrode
12 and a drain electrode, the source and drain electrodes of each of said
13 transistors being respectively connected to the drain and source electrodes of
14 adjacent ones of said plurality of floating-gate transistors and further
15 connected to said first plurality of pad electrodes for establishing connections
16 with said adjacent floating-gate transistors when one of said first plurality of
17 pad electrodes or one of said plurality of vertical signal lines is subjected to a
18 surge potential.

1 11. The surge protection circuit of claim 10, wherein the floating
2 gate electrode of each of said floating-gate field effect transistors is embedded
3 in an insulator and said source electrode and said drain electrode are formed
4 on said insulator so that the source and drain electrodes respectively form
5 first and second capacitances with the floating gate electrode and a
6 semiconductor island is provided on said insulator to form a channel
7 between said source and drain electrodes and a third capacitance with said

8 gate electrode, the third capacitance being smaller than either of said first and
9 second capacitances.

1 12. The surge protection circuit of claim 10, wherein said first and
2 second capacitances of each of said floating-gate transistors are of equal
3 value.

1 13. The surge protection circuit of claim 10, further comprising a
2 second plurality of floating-gate transistors, the source-drain paths of the
3 second plurality of floating-gate transistors being respectively connected to
4 said first plurality of pad electrodes via respective lines for establishing a
5 low-impedance path to ground.

1 14. The surge protection circuit of claim 10, further comprising:
2 a second floating-gate transistor connected between a first one of said
3 plurality of floating-gate transistors and ground; and
4 a third floating-gate transistor connected between second one of said
5 plurality of floating-gate transistors and ground.

1 15. The surge protection circuit of claim 14, further comprising a
2 second plurality of floating-gate transistors, the source-drain paths of the
3 second plurality of floating-gate transistors being respectively connected to
4 said first plurality of pad electrodes via said vertical signal lines for
5 establishing a low-impedance path to ground.

1 16. A surge protection circuit for a semiconductor display panel

2 which includes:

3 a first plurality of pad electrodes;

4 a plurality of vertical signal lines connected respectively to said first

5 plurality of pad electrodes;

6 a second plurality of pad electrodes; and

7 a plurality of horizontal signal lines intersecting said vertical signal

8 lines, the horizontal signal lines being connected respectively to said second

9 plurality of pad electrodes,

10 the surge protection circuit comprising a plurality of floating-gate field

11 effect transistors, each including a floating gate electrode, a source electrode

12 and a drain electrode, the source and drain electrodes of each of said

13 transistors being respectively connected to said vertical signal lines for

14 establishing a low-impedance path to ground when one of said first plurality

15 of pad electrodes or one of said plurality of vertical signal lines is subjected to

16 a surge potential.

1 17. The surge protection circuit of claim 16, wherein the floating

2 gate electrode of each of said floating-gate field effect transistors is embedded

3 in an insulator and said source electrode and said drain electrode are formed

4 on said insulator so that the source and drain electrodes respectively form

5 first and second capacitances with the floating gate electrode and a

6 semiconductor island is provided on said insulator to form a channel

7 between said source and drain electrodes and a third capacitance with said

8 gate electrode, the third capacitance being smaller than either of said first and

9 second capacitances.

1 18. The surge protection circuit of claim 17, wherein said first and
2 second capacitances of each of said floating-gate transistors are of equal
3 value.